Slogan: Today's Bug - Tomorrow's Feature!
Mailing List | Group Email | Blog
EDA Tools | ASIC Zone | EDA Zone | FPGA Zone | IC Industry

News on VLSI

Loading...

VLSICore deals with VLSI design on SoC / ASIC / FPGA design flows. It includes,

  • Digital Logic design, Full-Custom/Semi-Custom design.
  • Microprocessors, DSP, Telecom more.
  • Technology: 32nm, 20nm, 14nm and beyond.
  • Foundry: TSMC, GF, UMC, IBM, Tower
  • Standard / IO Cell library preparation, Intellectual Property [Memories, SRAMs, DRAMs, PCI, USB, Audio/Video CODEC], VDSM/UDSM.
  • Verilog, PLI, VHDL, EDIF, System Verilog, SystemC
  • Design Entry, Simulation, Formal Verification, Synthesis.
  • Floorplanning, HF Net Synthesis, Placement, Clock Tree Synthesis, Routing, Physical Verification, RC Extraction, DFM, OPC, Tape-Out.
  • Shell, Perl, Tcl, Python, Tk/Tix, Scheme, C/C++, API, ...
  • Analog design, SPICE, Simulation, RF, PLL, High Speed CMOS, MEMS, ...
  • DFM (Design for Manufacturing)
  • EDA: Synopsys, Cadence, Mentor, Magma, ATopTech, Oasys, Xilinx, Altera, Atmel, ...
  • Open Source EDA tools, Open Source : ASIC design and technology.

Wednesday, April 24, 2013

Understanding the FinFET process

Understanding the FinFET process
(Courtesy: ThresholdSystems)

1 comment:

anagha ghosh said...

A unique platform to learn VLSI Concepts and discuss the doubts with Industrial expertise.
https://www.udemy.com/vlsi-academy