Slogan: Today's Bug - Tomorrow's Feature!
Mailing List | Group Email | Blog
EDA Tools | ASIC Zone | EDA Zone | FPGA Zone | IC Industry

News on VLSI

Loading...

VLSICore deals with VLSI design on SoC / ASIC / FPGA design flows. It includes,

  • Digital Logic design, Full-Custom/Semi-Custom design.
  • Microprocessors, DSP, Telecom more.
  • Technology: 32nm, 20nm, 14nm and beyond.
  • Foundry: TSMC, GF, UMC, IBM, Tower
  • Standard / IO Cell library preparation, Intellectual Property [Memories, SRAMs, DRAMs, PCI, USB, Audio/Video CODEC], VDSM/UDSM.
  • Verilog, PLI, VHDL, EDIF, System Verilog, SystemC
  • Design Entry, Simulation, Formal Verification, Synthesis.
  • Floorplanning, HF Net Synthesis, Placement, Clock Tree Synthesis, Routing, Physical Verification, RC Extraction, DFM, OPC, Tape-Out.
  • Shell, Perl, Tcl, Python, Tk/Tix, Scheme, C/C++, API, ...
  • Analog design, SPICE, Simulation, RF, PLL, High Speed CMOS, MEMS, ...
  • DFM (Design for Manufacturing)
  • EDA: Synopsys, Cadence, Mentor, Magma, ATopTech, Oasys, Xilinx, Altera, Atmel, ...
  • Open Source EDA tools, Open Source : ASIC design and technology.

Wednesday, August 8, 2012

AMD: OpenCL - Heterogeneous Computing


OpenCL, Heterogeneous Computing - Lot more to learn, work and enhance today's computation needs.

Visit AMD Developer Zone - India website for more details.
SDK, Open Source Kits, Demos and other materials including Jobs information.


OpenCL Zone


OpenCL™ (Open Computing Language) is the first truly open and royalty-free programming standard for general-purpose computations on heterogeneous systems. OpenCL™ allows programmers to preserve their expensive source code investment and easily target multi-core CPUs, GPUs, and the new APUs.
ATI Stream Developed in an open standards committee with representatives from major industry vendors, OpenCL™ gives users what they have been demanding: a cross-vendor, non-proprietary solution for accelerating their applications on CPU, GPUs and APUs.
AMD, an early supporter of OpenCL™, and leading innovator and provider of high-performance CPUs and GPUs, is uniquely positioned in this industry to offer a complete acceleration platform for OpenCL™.
Developer and technology partners have created several applications, libraries and technology demonstrations taking advantage of AMD Accelerated Parallel Processing (APP)-acceleration. These applications and demonstrations showcase how AMD APP technology and OpenCL™ can help improve performance and overall computational efficiency:

University Courses Offered in India
Skip Navigation LinksHome > Zones > India Developer Zone > India University Programs


A number of educational institutions now offer courses in OpenCL programming to help prepare developers for the new era of heterogeneous computing.
Do you teach any of the heterogeneous computing technologies like, OpenCL, C++ AMP or APARAPI? Drop us an email at: India DOT dev AT amd DOT com and we will list it here.

Heterogeneous computing Jobs in India

Following are the companies looking for engineers who know Heterogeneous computing languages like OpenCL for their team. Please go to their website for more details and tell them that we send you!
If you plan to hire engineers and engineering managers who have OpenCL and C++ AMP backgrounds to work with in your company. Drop us an email at: India DOT dev AT amd DOT com and we will list it here.
  • AMD is hiring for engineers and engineering managers who have OpenCL and C++ AMP backgrounds to work with our growing list of heterogeneous computing software partners.
  • Samsung is looking for an engineer who knows OpenCL to work in their mobile team. The position is located in Bangalore.
  • Siemens is looking for a Lead Research Engineer who knows OpenCL to work in their Parallel Computing team. The position is located in Bangalore.
  • Citrix is looking for a Principal Software Dev Eng who knows OpenCL to work in their Product Development team. The position is located in Bangalore.

2 comments:

tisanjosh said...

For smaller designs and/or lower production volumes, FPGAs may be more cost effective than an ASIC design even in production. The non-recurring engineering (NRE) cost of an ASIC can run into the millions of dollars. Analog Asic Design

anagha ghosh said...

A unique platform to learn VLSI Concepts and discuss the doubts with Industrial expertise.
https://www.udemy.com/vlsi-academy