Slogan: Today's Bug - Tomorrow's Feature!
Mailing List | Group Email | Blog
EDA Tools | ASIC Zone | EDA Zone | FPGA Zone | IC Industry

News on VLSI

Loading...

VLSICore deals with VLSI design on SoC / ASIC / FPGA design flows. It includes,

  • Digital Logic design, Full-Custom/Semi-Custom design.
  • Microprocessors, DSP, Telecom more.
  • Nano Technology: 90nm, 45nm and beyond.
  • Foundry: TSMC, UMC, CSM, IBM, Tower
  • Standard / IO Cell library preparation, Intellectual Property [Memories, SRAMs, DRAMs, PCI, USB, Audio/Video CODEC], VDSM/UDSM.
  • Verilog, PLI, VHDL, EDIF, System Verilog, SystemC
  • Design Entry, Simulation, Formal Verification, Synthesis.
  • Floorplanning, HF Net Synthesis, Placement, Clock Tree Synthesis, Routing, Physical Verification, RC Extraction, DFM, OPC, Tape-Out.
  • Shell, Perl, Tcl, Tk/Tix, Scheme, C/C++, API, ...
  • Analog design, SPICE, Simulation, RF, PLL, High Speed CMOS, MEMS, ...
  • DFM (Design for Manufacturing)
  • EDA: Synopsys, Cadence, Mentor, Magma, Xilinx, Altera, Atmel, ...
  • Open Source EDA tools, Open Source : ASIC design and technology.

Thursday, December 10, 2009

3D Field Solvers can be Fast - Daniel Payne

3D Field Solvers can be Fast
by Daniel Payne in Extraction tools

In SoC designs today parasitic extraction tools produce RC and sometimes L or S-parameter values for full-chip designs using either pattern-matching or equation-based techniques. It gets the job done for most digital designs however when you really need accuracy in your parasitics then you must consider something more accurate, namely a 3D field solver.

Read more...

Source: http://www.chipdesignmag.com/payne/2009/12/09/3d-field-solvers-can-be-fast/

Labels: , ,

0 comments:

Post a Comment

Subscribe to: Post Comments (Atom)