Slogan: Today's Bug - Tomorrow's Feature!
Mailing List | Group Email | Blog
EDA Tools | ASIC Zone | EDA Zone | FPGA Zone | IC Industry

News on VLSI

Loading...

VLSICore deals with VLSI design on SoC / ASIC / FPGA design flows. It includes,

  • Digital Logic design, Full-Custom/Semi-Custom design.
  • Microprocessors, DSP, Telecom more.
  • Technology: 32nm, 20nm, 14nm and beyond.
  • Foundry: TSMC, GF, UMC, IBM, Tower
  • Standard / IO Cell library preparation, Intellectual Property [Memories, SRAMs, DRAMs, PCI, USB, Audio/Video CODEC], VDSM/UDSM.
  • Verilog, PLI, VHDL, EDIF, System Verilog, SystemC
  • Design Entry, Simulation, Formal Verification, Synthesis.
  • Floorplanning, HF Net Synthesis, Placement, Clock Tree Synthesis, Routing, Physical Verification, RC Extraction, DFM, OPC, Tape-Out.
  • Shell, Perl, Tcl, Python, Tk/Tix, Scheme, C/C++, API, ...
  • Analog design, SPICE, Simulation, RF, PLL, High Speed CMOS, MEMS, ...
  • DFM (Design for Manufacturing)
  • EDA: Synopsys, Cadence, Mentor, Magma, ATopTech, Oasys, Xilinx, Altera, Atmel, ...
  • Open Source EDA tools, Open Source : ASIC design and technology.

Friday, August 4, 2006

IBM: ASIC Design & Testing

IBM ASIC Design & Testing

Here is TOC of the IBM Design & Testing Methodology for ASIC Design.
Source: http://www.research.ibm.com/journal/rd40-4.html

IBM ASIC design and testing
Vol. 40, No. 4, 1996

Order No. G322-0204

The papers in this issue describe some of the methodologies and tools recently developed by IBM for use in ASIC (application-specific integrated circuit) design, as well as some applications to actual product design for both IBM and IBM customers.








Table of contents
HTML PDF








Papers may be viewed by clicking on the title of interest







Preface
E. P. Hsieh and M. D. O'Neill p. 376







Technology-migratable ASIC library design
T. R. Bednar, R. A. Piro, D. W. Stout, L. Wissel, and P. S. Zuchowski p. 377







Design methodology for IBM ASIC products
J. J. Engel, T. S. Guzowski, A. Hunt, D. E. Lackey, L. D. Pickup, R. A. Proctor, K. Reynolds, A. M. Rincon, and D. R. Stauffer p. 387







BooleDozer: Logic synthesis for ASICs
L. Stok, D. S. Kung, D. Brand, A. D. Drumm, A. J. Sullivan, L. N. Reddy, N. Hieter, D. J. Geiger, H. H. Chao, and P. J. Osler p. 407







Design planning for high-performance ASICs
J. Y. Sayah, R. Gupta, D. D. Sherlekar, P. S. Honsinger, J. M. Apte, S. W. Bollinger, H. H. Chen, S. DasGupta, E. P. Hsieh, A. D. Huber, E. J. Hughes, Z. M. Kurzum, V. B. Rao, T. Tabtieng, V. Valijan, and D. Y. Yang p. 431







Circuit placement, chip optimization, and wire routing for IBM IC technology
D. J. Hathaway, R. R. Habra, E. C. Schanzenbach, and S. J. Rothman p. 453







Test methodologies and design automation for IBM ASICs
P. S. Gillis, T. S. Guzowski, B. L. Keller, and R. H. Kerr p. 461







IC technology and ASIC design for the Cray J90 supercomputer
D. J. Poli, M. S. Berry, and J. N. Kruchowski p. 475







Design considerations for Digital's PowerStorm graphics processor
C. Gianos and D. Hobson p. 485







PowerPC AS A10 64-bit RISC microprocessor
J. W. Bishop, M. J. Campion, T. L. Jeremiah, S. J. Mercier, E. J. Mohring, K. P. Pfarr, B. G. Rudolph, G. S. Still, and T. S. White p. 495







Recent IBM patents

p. 507